
15-442/15-642: Machine Learning Systems

GPU Architecture & CUDA Programming

Tianqi Chen Carnegie Mellon University

Single Instruction, Multiple Data




Conventional single instruction, single data processor


Modern single instruction, multiple data processor

Single Instruction, Multiple Data

- Same instruction broadcast and executed in parallel on all ALUs
- Add ALUs to increase compute capability



Massive Parallel Computing Units



Outline


- CUDA Programming Abstractions
- GPU Architectures
- Cast Study 1: Matrix Multiplication in CUDA
- Cast Study 2: Parallel Reduction in CUDA

CUDA Programming Language

- Introduced in 2007 with NVIDIA Tesla architecture
- "C-like" languages for programming on GPUs
- CUDA's abstractions closely match the capabilities/performance characteristics of modern GPUs
- Design goal: maintain low abstraction distance

CUDA Programs Consist of a Hierarchy of Threads

• Thread IDs are up to 3-dimensional (2D example below)




const int Nx = 12; const int Ny = 6;

dim3 threadsPerBlock(4, 3, 1); dim3 numBlocks(Nx/threadsPerBlock.x, Ny/threadsPerBlock.y, 1);


// assume A, B, C are allocated Nx x Ny float arrays


// this call will trigger execution of 72 CUDA threads: // 6 thread blocks of 12 threads each matrixAdd<<<numBlocks, threadsPerBlock>>>(A, B, C);



Run on CPU

CUDA Blocks Map to GPU Cores (Streaming Multiprocessors)






GPU

Grid, Block, and Thread

- gridDim: The dimensions of the grid
- blockIdx: The block index within the grid
- blockDim: The dimensions of a block
- threadIdx: The thread index within a block

We always have: gridIdx = (1, 1, 1)threadDim = (1, 1, 1)

CUDA Grid



Basic CUDA syntax

Serial execution: running as part of normal C/C++ application on CPU

const int Nx = 12; const int Ny = 6;

Host

dim3 threadsPerBlock(4, 3, 1); dim3 numBlocks(Nx/threadsPerBlock.x, Ny/threadsPerBlock.y, 1);

// assume A, B, C are allocated Nx x Ny float arrays

// this call will trigger execution of 72 CUDA threads: // 6 thread blocks of 12 threads each matrixAdd<<<numBlocks, threadsPerBlock>>>(A, B, C); Bulk launch of many CUDA threads "launch a grid of CUDA thread blocks" Call returns when all threads have terminated

__global__ denotes a CUDA kernel function runs on GPU

Each thread computes its overall grid thread id from its position in its block (threadIdx) and its block's position in the grid (blockIdx)

CUDA kernel: executed in parallel on multiple CUDA cores

Clear Separation of Host and Device Code

const int Nx = 12; const int Ny = 6;

// assume A, B, C are allocated Nx x Ny float arrays

// this call will cause execution of 72 threads
// 6 blocks of 12 threads each
matrixAddDoubleB<<<numBlocks, threadsPerBlock>>>(A, B, C);

```
Separation of execution into host and device code is performed statically by the programmer
```

"Host" code : serial execution on CPU

```
__device__ float doubleValue(float x)
{
    return 2 * x;
}
// kernel definition
__global__ void matrixAddDoubleB(float A[Ny][Nx],
```

float B[Ny][Nx], float C[Ny][Nx])


```
int i = blockIdx.x * blockDim.x + threadIdx.x;
int j = blockIdx.y * blockDim.y + threadIdx.y;
```

```
C[j][i] = A[j][i] + doubleValue(B[j][i]);
```

"Device" code (SIMD execution on GPU)

Number of SIMD Threads is Explicit in Program

Number of kernel invocations is not determined by size of data collection



const int Nx = 11; // not a multiple of threadsPerBlk.x const int Ny = 5; // not a multiple of threadsPerBlk.y


dim3 threadsPerBlk(4, 3, 1); dim3 numBlocks(3, 2, 1);

// assume A, B, C are allocated Nx x Ny float arrays


// this call will trigger execution of 72 CUDA threads: // 6 thread blocks of 12 threads each matrixAdd<<<numBlocks, threadsPerBlk>>>(A, B, C);

int i = blockIdx.x * blockDim.x + threadIdx.x; int j = blockIdx.y * blockDim.y + threadIdx.y; // guard against out of bounds array access if (i < Nx && j < Ny) C[j][i] = A[j][i] + B[j][i];

What about Conditional Execution?




What about Conditional Execution?



// kernel definition global void f(float A[N]) {
int i = blockIdx.x * blockDim.x + threadIdx.x;
float x = A[i];
if (x > 0) {
x = 2.0f * x;
} else {
x = exp(x, 5.0f);
}
A[i] = x;
}

Mask (discard) Output of ALU

Time (clocks)






Worst case: 1/8 peak performance

<pre>// kernel definition global void f(float A[N]) { int i = blockIdx.x * blockDim.x + threadIdx.x; float x = A[i]; if (x > 0) {</pre>	
x = 2.0f * x;	
} else {	
x = exp(x, 5.0f);	
} A[i] = x; }	

After Branch: Continue at Full Performance



<pre>// kernel definitionglobal void f(float A { int i = blockIdx.x * bloc float x = A[i]; if (x > 0) {</pre>	
x = 2.0f * x;	
} else {	
x = exp(x, 5.0f)	
}	
A[i] = x; }	



Coherence execution

- Same instruction sequence applies to all elements
- Necessary for efficient use of GPUs


Divergent execution

- A lack of coherence execution
- Should be minimized in CUDA programs



Host (serial execution on CPU)

CUDA Device (SIMD execution on GPU)



Distinct host and device address spaces

- Cannot access host memory from device
- Cannot access device memory from host

cudaMemcpy: Move Data Between Host and Device

Host (serial execution on CPU)

Host memory address space

CUDA Device (SIMD execution on GPU)

Device memory address space

float* A = new float[N];

// populate host address space pointer A
for (int i=0 i<N; i++)
 A[i] = (float)i;</pre>


int bytes = sizeof(float) * N
float* deviceA; // allocate buffer in
cudaMalloc(&deviceA, bytes); // device address space

// populate deviceA
cudaMemcpy(deviceA, A, bytes, cudaMemcpyHostToDevice);

// note: deviceA[i] is an invalid operation here (cannot
// manipulate contents of deviceA directly from host.
// Only from device code.)


CUDA Device Memory Model

• Three distinct types of memory available to kernels




Why shared memory? Enable cooperation across threads in a block

CUDA Programming Example: 1D Convolution



output[i] = (input[i] + input[i+1] + input[i+2]) / 3.f;

1D Convolution (Version 1)



1D Convolution (Reused Shared Memory)

int N = 1024 * 1024 cudaMalloc(&devInput, sizeof(float) * (N+2)); // allocate array in device memory cudaMalloc(&devOutput, sizeof(float) * N); // allocate array in device memory

// property initialize contents of devInput here ...

convolve<<<N/THREADS_PER_BLK, THREADS_PER_BLK>>>(N, devInput, devOutput);

#define THREADS_PER_BLK 128

```
___global___ void convolve(int N, float* input, float* output) {
```

int index = blockIdx.x * blockDim.x + threadIdx.x; // thread local variable

__shared__ float support[THREADS_PER_BLK+2]; // per-block allocation support[threadIdx.x] = input[index]; f (threadIdx.x < 2) { support[THREADS_PER_BLK + threadIdx.x] = input[index+THREADS_PER_BLK];

____syncthreads();

loat result = 0.0f; // thread-local variable or (int i=0; i<3; i++) result += support[threadIdx.x + i];

output[index] = result / 3.f;

All threads cooperatively load block's support region from global into shared memory


- (total of 130 loads instead of 3 * 128 loads)
- barrier (all threads in block) each thread computes result for one element

CUDA Synchronization Primitives


- _____syncthreads(): wait for all threads in a block to arrive at this point
- Atomic operations
 - e.g., float atomicAdd(float* addr, float amount)
 - Atomic operations on both global and shared memory
- Host/device synchronization
 - Implicit barrier across all threads at return of kernel

CUDA Compilation

• Goal: run a CUDA program on various GPUs



Mid-range GPU (6 cores)



High-end GPU (16 cores)

CUDA Compilation

int N = 1024 * 1024 cudaMalloc(&devInput, sizeof(float) * (N+2)); cudaMalloc(&devOutput, sizeof(float) * N);

// property initialize contents of devInput here ...

convolve<<<N/THREADS_PER_BLK, THREADS_PER_BLK>>>(N, devInput, devOutput);

Launch 8K thread blocks

#define THREADS_PER_BLK 128

```
__global___void convolve(int N, float* input, float* output) {
```

int index = blockIdx.x * blockDim.x + threadIdx.x;

```
__shared__ float support[THREADS_PER_BLK+2];
support[threadIdx.x] = input[index];
if (threadIdx.x < 2) {
    support[THREADS_PER_BLK + threadIdx.x] = input[index+THREADS_PER_BLK];
}
```

___syncthreads();

```
float result = 0.0f; // thread-local variable
for (int i=0; i<3; i++)
result += support[threadIdx.x + i];</pre>
```

output[index] = result / 3.f;

A compiled CUDA device binary includes:

Program text (instructions) Information about required resources:


- 128 threads per block
- 8 bytes of local data per thread
- 130 floats (520 bytes) of shared space per thread block

CUDA Thread Block Scheduling

- Major CUDA assumption: threadblocks can be executed in any order (no dependencies between threadblocks)
- GPU maps threadblocks to cores using a dynamic scheduling policy that respects resource requirements

Grid of 8K convolve thread blocks (specified by kernel launch) Block requirements:


- 128 threads
- 520 bytes of shared memory
- 1024 bytes of local memory



A GPU Core: Streaming Multiprocessor

SMM resource limits:


- Max warp execution contexts: 64 (up to 64 * 32 = 2K total CUDA threads)
- 96 KB of shared memory



SIMD functional unit, control shared across 32 units (1 MUL-ADD per clock)

Running a Thread Block on an SMM


- Warp: A group of 32 CUDA threads shared an instruction stream.
 - A convolve thread block is executed by 4 warps (4 warps x 32 threads / warp = 128 threads)
- SMM operation each clock:
 - Select up to four runnable warps from 64 resident on an SMM (thread-level parallelism)
 - Select up to two runnable instructions per warp (instruction-level parallelism)




- Convolve kernel's requirement:
 - Each thread block execute 128 CUDA threads
 - Each thread block allocate 130 * 4 = 520 bytes of shared memory
- Assume the host side launches 1000 thread blocks

```
#define THREADS_PER_BLK 128
convolve<<<N/THREADS_PER_BLK, THREADS_PER_BLK>>>(N, input_array, output_array);
```

• Run the program on a two-SMM GPU




- Convolve kernel's requirement:
 - Each thread block execute 128 CUDA threads
 - Each thread block allocate 130 * 4 = 512 bytes of shared memory
- Step 1: host sends CUDA kernel to device




- Convolve kernel's requirement:
 - Each thread block execute 128 CUDA threads
 - Each thread block allocate 130 * 4 = 512 bytes of shared memory
- Step 2: scheduler maps block 0 to core 0 (reserves execution contexts for 128 threads and 520 bytes of shared memory)


GPU Work Scheduler



- Convolve kernel's requirement:
 - Each thread block execute 128 CUDA threads
 - Each thread block allocate 130 * 4 = 512 bytes of shared memory
- Step 3: scheduler continues to map blocks to available execution contexts




- Convolve kernel's requirement:
 - Each thread block execute 128 CUDA threads
 - Each thread block allocate 130 * 4 = 512 bytes of shared memory
- Step 3: scheduler continues to map blocks to available execution contexts




Core 1

- Convolve kernel's requirement:
 - Each thread block execute 128 CUDA threads
 - Each thread block allocate 130 * 4 = 512 bytes of shared memory
- (third block won't fit due to insufficient shared storage 3 x 520B > 1.5KB)




Core 1

- Convolve kernel's requirement:
 - Each thread block execute 128 CUDA threads
 - Each thread block allocate 130 * 4 = 512 bytes of shared memory
- Step 4: thread block 0 completes on core 0




Core 1

- Convolve kernel's requirement:
 - Each thread block execute 128 CUDA threads
 - Each thread block allocate 130 * 4 = 512 bytes of shared memory
- Step 5: thread block 4 is scheduled on core 0 (mapped to execution contexts 0-127)




- Convolve kernel's requirement:
 - Each thread block execute 128 CUDA threads
 - Each thread block allocate 130 * 4 = 512 bytes of shared memory
- Step 6: thread block 2 completes on core 0



Core 0

- Convolve kernel's requirement:
 - Each thread block execute 128 CUDA threads
 - Each thread block allocate 130 * 4 = 512 bytes of shared memory
- Step 7: thread block 5 is scheduled on core 0 (mapped to execution contexts 128-255)




Core 1

Core 0


What is a warp?

- A warp is a CUDA implementation detail on NVIDIA GPUs
- On modern NVIDIA GPUs, groups of 32 CUDA threads in a thread block are executed simultaneously using 32-wide SIMD execution




Recall: An SMM on a NVIDIA GTX 980 (2014)

- SMM resource:
 - Map warp execution contexts: 64 (64 * 32 = 2048 total CUDA threads)
 - 96 KB of shared memory



NVIDIA GTX 980 Contains 16 SMMs



1.1 GHz clock

16 SMM cores per chip

16 x 4 warps x 32 threads / warp = 2048 SIMD mul-add ALUs = 4.6 TFLOPs

Up to 16 x 64 = 1024 interleaved warps per chip (32,768 CUDA threads / chip)

GTX 980 (2014) -> H100 (2022)

- SMMs remain the same
 - Clock speed: 1064 MHz -> 1110 MHz
 - Map warps per SMM: 64 -> 64
 - Threads per warp: 32 -> 32
 - Shared memory per SMM: 96 KB -> 168 KB (A100) -> 256 KB (H100)
- Streaming multiprocessors: 16 SMMs -> 132 SMMs
- Peak performance 4.6 TFLOPs -> 1000 TFLOPs (mainly because of tensor cores)


H100 Architecture with Tensor Cores

SM								
L1 Instruction Cache								
L0 Instruction Cache				L0 Instruction Cache				
Warp Scheduler (32 thread/clk)			Warp Scheduler (32 thread/clk)					
Dispatch Unit (32 thread/clk)			Dispatch Unit (32 thread/clk)					
Register F	Register File (16,384 x 32-bit)							
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64	1		
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32 INT32 FP32 FP32	FP64 FP64		INT32 INT32	FP32 FP32 FP32 FP32	FP64 FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64	1		
INT32 FP32 FP32	FP64	TENSOR CORE	INT32	FP32 FP32	FP64		TENSOR CORE	
INT32 FP32 FP32	FP64	4 th GENERATION	INT32	FP32 FP32	FP64		4 th GENERATION	
INT32 FP32 FP32 INT32 FP32 FP32	FP64 FP64		INT32 INT32	FP32 FP32 FP32 FP32	FP64 FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64	1		
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
LD/ LD/ LD/ LD/ ST ST ST ST	LD/ LD/ ST ST	LD/ LD/ ST ST SFU	LD/ ST	LD/ LD/ LD/ ST ST ST	LD/ ST	LD/ ST	LD/ LD/ ST ST SFU	
L0 Instruction Cache L0 Instruction Cache Warp Scheduler (32 thread/clk) Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit) Register File (16,384 x 32-bit)								
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32 INT32 FP32 FP32	FP64 FP64		INT32 INT32	FP32 FP32 FP32 FP32	FP64 FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64	1		
INT32 FP32 FP32	FP64	TENSOR CORE	INT32	FP32 FP32	FP64		TENSOR CORE	
INT32 FP32 FP32 INT32 FP32 FP32	FP64 FP64	4 th GENERATION	INT32 INT32	FP32 FP32 FP32 FP32	FP64 FP64		4 th GENERATION	
INT32 FP32 FP32	FP64 FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64	1		
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32	FP64		INT32	FP32 FP32	FP64			
INT32 FP32 FP32	FP64			FP32 FP32	FP64			
LD/ LD/ LD/ LD/ ST ST ST ST	LD/ LD/ ST ST	LD/ LD/ ST ST SFU	LD/ ST	LD/ LD/ LD/ ST ST ST	LD/ ST	LD/ ST	LD/ LD/ ST ST SFU	
Tensor Memory Accelerator								
256 KB L1 Data Cache / Shared Memory								
Tex		Tex	Tex			Tex		


45



• Matrix multiplication unit in SMM



Tensor Cores



Outline


- CUDA Programming Abstractions
- CUDA Implementation on Modern GPUs
- Cast Study 1: Matrix Multiplication in CUDA
- Cast Study 2: Parallel Reduction in CUDA

Strawman Implementation of Matmul

- Compute $C = A \times B$
- Each thread computes one element


int N = 1024; dim3 threadsPerBlock(32, 32, 1); dim3 numBlocks(N/32, N/32, 1);

matmul<<<numBlocks, threadsPerBlock>>>(A, B, C);



```
result = 0;
for (int k = 0; k < N; ++k) {
  result += A[x][k] * B[k][y];
}
C[x][y] = result;
```

N B



Ν


Global memory access per thread: 2^*N Number of threads: N^2 Total global memory access: $2N^3$

Optimization 1: Thread-Level Register Tiling

- Compute $C = A \times B$
- Each thread computes a V x V submatrix

__global__ void mm(float A[N][N], float B[N][N], float C[N][N]) { int ybase = blockIdx.y * blockDim.y + threadIdx.y; int xbase = blockIdx.x * blockDim.x + threadIdx.x;

```
float c[V][V] = {0};
float a[V], b[V];
for (int k = 0; k < N; ++k) {
    a[:] = A[xbase*V : xbase*V + V, k];
    b[:] = B[k, ybase*V : ybase*V + V];
    for (int y = 0; y < V; ++y) {
        for (int x = 0; x < V; ++x) {
            c[x][y] += a[x] * b[y];
        }
    }
    C[xbase * V : xbase*V + V, ybase*V : ybase*V + V] = c[:];
```




V

Global memory access per thread: 2NVNumber of threads: N^2/V^2 Total global memory access: $2N^3/V$

Optimization 2: Block-Level Shared Memory Tiling


- A block computes a L x L submatrix
- A thread computes a V x V submatrix and reuses the matrices in shared mem



```
global void mm(float A[N][N], float B[N][N], float C[N][N]) {
shared float sA[S][L], sB[S][L];
float c[V][V] = \{0\};
float a[V], b[V];
int yblock = blockIdx.y;
int xblock = blockIdx.x;
for (int ko = 0; ko < N; ko += S) {
 syncthreads();
 // needs to be implemented by thread cooperative fetching
 sA[:, :] = A[k : k + S, yblock * L : yblock * L + L];
 sB[:, :] = B[k : k + S, xblock * L : xblock * L + L];
 syncthreads();
 for (int ki = 0; ki < S; ++ ki) {
  a[:] = sA[ki, threadIdx.y * V : threadIdx.y * V + V];
  b[:] = sA[ki, threadIdx.x * V : threadIdx.x * V + V];
  for (int y = 0; y < V; ++y) {
   for (int x = 0; x < V; ++x) {
     c[y][x] += a[y] * b[x];
```

int ybase = blockIdx.y * blockDim.y + threadIdx.y; int xbase = blockIdx.x * blockDim.x + threadIdx.x; C[ybase * V : ybase*V + V, xbase*V : xbase*V + V] = c[:];

Analysis of Memory Reuse



Global memory access per thread block: 2LNNumber of thread blocks: N^2/L^2 **Total global memory access:** $2N^3/L$

Shared memory access per thread: 2VNNumber of threads: N^2/V^2 **Total shared memory access: 2N^3/V**

```
__global___void mm(float A[N][N], float B[N][N], float C[N][N]) {

__shared___float sA[S][L], sB[S][L];

float c[V][V] = {0};

float a[V], b[V];

int yblock = blockIdx.y;

int xblock = blockIdx.x;
```

```
for (int ko = 0; ko < N; ko += S) {
```

```
___syncthreads();
```

```
// needs to be implemented by thread cooperative fetching
sA[:, :] = A[k : k + S, yblock * L : yblock * L + L];
sB[:, :] = B[k : k + S, xblock * L : xblock * L + L];
_____syncthreads();
for (int ki = 0; ki < S; ++ ki) {
    a[:] = sA[ki, threadIdx.y * V : threadIdx.y * V + V];</pre>
```

```
b[:] = sA[ki, threadIdx.x * V : threadIdx.x * V + V];
for (int y = 0; y < V; ++y) {
  for (int x = 0; x < V; ++x) {
    c[y][x] += a[y] * b[x];
</pre>
```

```
int ybase = blockIdx.y * blockDim.y + threadIdx.y;
int xbase = blockIdx.x * blockDim.x + threadIdx.x;
C[ybase * V : ybase*V + V, xbase*V : xbase*V + V] = c[:];
```

Coorperative Fetching

```
sA[:, :] = A[k : k + S, yblock * L : yblock * L + L];
```



int nthreads = blockDim.y * blockDim.x; int tid = threadIdx.y * blockDim.x + threadIdx.x;


```
for(int j = 0; j < L * S / nthreads; ++j) {
    int y = (j * nthreads + tid) / L;
    int x = (j * nthreads + tid) % L;
    s[y, x] = A[k + y, yblock * L + x];
}</pre>
```

Outline

- CUDA Programming Abstractions
- CUDA Implementation on Modern GPUs
- Cast Study 1: Matrix Multiplication in CUDA
- Cast Study 2: Parallel Reduction in CUDA


Parallel Reduction

- Common and important primitive used by many MLSys operators: normalization, softmax, etc
- Tree-based approach to reduce elements within each thread block



Challenges of Parallel Reduction in CUDA

- Task: for a large array of n elements, compute $\sum_{i=1}^{n} A[i]$
- To achieve high GPU utilization
 - Need to use multiple thread blocks (since a block is assigned to one SMM)
 - Each thread block reduces a portion of the array
- How to communicate partial results between thread blocks?



Problem: CUDA has no Global Synchronization

Recall CUDA assumption: thread blocks can be executed in any order, cannot sync between them

Why?


- Expensive to build hardware for GPUs with high processor count
- Potential deadlock when # blocks > # multiprocessors * # resident blocks


Solution: decompose into multiple kernels

- Kernel launch serves a global synchronization
- Kernel launch has very low hardware/software overhead

Solution: Kernel Decomposition

- Avoid global synchronization by decompose computation into multiple kernel invocations
- Code for all levels is the same





```
__global__ void reduce0(int *g_idata, int *g_odata) {
extern __shared__ int sdata[];
```

// each thread loads one element from global to shared mem
unsigned int tid = threadIdx.x;
unsigned int i = blockIdx.x*blockDim.x + threadIdx.x;
sdata[tid] = g_idata[i];

_syncthreads();

```
// do reduction in shared mem
for(unsigned int s=1; s < blockDim.x; s *= 2) {
    if (tid % (2*s) == 0) {
        sdata[tid] += sdata[tid + s];
    }
}</pre>
```

_syncthreads();

// write result for this block to global mem
if (tid == 0) g_odata[blockIdx.x] = sdata[0];

Why we need the two ______syncthreads?

```
__global__ void reduce0(int *g_idata, int *g_odata) {
extern __shared__ int sdata[];
```


```
// each thread loads one element from global to shared mem
unsigned int tid = threadIdx.x;
unsigned int i = blockIdx.x*blockDim.x + threadIdx.x;
sdata[tid] = g_idata[i];
___syncthreads();
```

```
// do reduction in shared mem
for(unsigned int s=1; s < blockDim.x; s *= 2) {
    if (tid % (2*s) == 0) {
        sdata[tid] += sdata[tid + s];
    }
    ___syncthreads();</pre>
```

// write result for this block to global mem
if (tid == 0) g_odata[blockIdx.x] = sdata[0];

Problem: highly divergent warps

Version 1: Divergent Warps



Version 2: Strided Index and Non-divergent warp

Original Version

Optimized

Version

```
for(unsigned int s=1; s < blockDim.x; s *= 2) {
    if (tid % (2*s) == 0) {
        sdata[tid] += sdata[tid + s];
    }
    ____syncthreads();
}</pre>
```




Replace divergent branch with strided index and non-divergent branch

```
for(unsigned int s=1; s < blockDim.x; s *= 2) {
    int index = 2 *s * threadIdx.x;
    if (index < blockDim.x) {
        sdata[index] += sdata[index + s];
    }
    ___syncthreads();
}</pre>
```

63


Version 2: Strided Index and Non-divergent warp

```
for(unsigned int s=1; s < blockDim.x; s *= 2) {
    int index = 2 *s * threadIdx.x;
    if (index < blockDim.x)
      sdata[index] += sdata[index + s];
}</pre>
```




Coalesced Memory Access


- Multiple GPU threads access consecutive memory addresses
- Maximize GPU memory usage




coalesced access (optimal usage)



Non-coalesced access (suboptimal usage)




Version 2: Sequential Addressing



67

Version 2: Sequential Addressing

Original Version





Replace strided index with reversed loop and threadld-based index

```
for(unsigned int s=blockDim.x / 2; s > 0; s /= 2) {
    if (threadIdx.x < s) {
        sdata[threadIdx.x] += sdata[threadIdx.x + s];
    }
</pre>
```

Original Version

```
__syncthreads();
```

Recap

- CUDA programming and GPU architecture
- GPU optimization techniques:
 - Coherence warps
 - Coalesced memory access
 - Shared memory bank conflict
 - Warp level optimizations
 - Tensor core